Alif Semiconductor /AE512F80F5582AS_CM55_HE_View /CDC /CDC_IRQ_STATUS0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CDC_IRQ_STATUS0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SCANLINE0_IRQ)SCANLINE0_IRQ 0 (FIFO_UNDERRUN_IRQ)FIFO_UNDERRUN_IRQ 0 (BUS_ERROR0_IRQ)BUS_ERROR0_IRQ 0 (REG_RELOAD_IRQ)REG_RELOAD_IRQ

Description

IRQ Status 1 Register

Fields

SCANLINE0_IRQ

Line IRQ status. The Line interrupt is generated when a programmed line number is reached.

FIFO_UNDERRUN_IRQ

FIFO underrun warning IRQ status. The FIFO underrun warning interrupt is generated if one of the layer FIFOs is empty and pixel data is read from the FIFO. This can occur if the color frame buffer length is not defined properly or the master bus performance is too low, such that the pixel data cannot be read in time.

BUS_ERROR0_IRQ

Bus error IRQ status. The Bus error interrupt is generated if an error occurs on the AXI bus.

REG_RELOAD_IRQ

Register reload IRQ status. The Register reload interrupt is generated, if a vertical blanking reload was programmed and the first line after the active area is reached.

Links

() ()